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A Multi-Structure, Multi-Mode Three-Phase
Dual-Active-Bridge Converter Targeting
Wide-Range High-Efficiency Performance
Akif Zia Khan, Student Member, IEEE, Yiu Pang Chan,Student Member, IEEE,
Muhammad Yaqoob,Member, IEEE, Ka-Hong Loo,Member, IEEE, Pooya Davari,Senior Member, IEEE, and
Frede Blaabjerg,Fellow, IEEE.
Abstract—Three-phase dual-active-bridge (3p-DAB) converter
is an attractive topology for bidirectional power conversion in
high-power applications. However, conduction loss and switching
loss are two main loss mechanisms that severely affect its
efficiency performance, and adoption of any single modulation
scheme or topology cannot minimize these losses over a wide
operating range. For this purpose, a reconfigurable topology of
3p-DAB converter is proposed in this paper that utilizes a recon-
figurable and tunable resonant network to offer multiple degrees-
of-freedom (DoF) in minimizing conduction and switching losses
over a wide range of operating conditions. The converter is
designed such that for 40% to 100% of the rated output power,
it operates as a tunable 3p-DAB resonant immittance converter
with its output power controlled by varying switching frequ ency
and tuning the resonant frequency of a resonant immittance
network to track the switching frequency. Below 40% of the
rated output power, the converter transforms to a tunable 3p-
DAB series resonant converter with its output power controled
by varying the impedance of a series resonant network while
keeping the switching frequency and phase-shift constant.The
combination of both operation modes jointly leads to wide-range
zero circulating current and soft-switching of all the switches,
and hence a wide-range high-efficiency performance as validated
by the experimental results.
Index Terms—DC-DC power conversion; immittance convert-
ers (ICs); resonant power conversion; series resonant network;
unity power factor; zero-voltage switching (ZVS)
NOMENCLATURE
3p Three-phase
DAB Dual-active-bridge
ZVS Zero voltage switching
SPS Single phase-shift
DoF Degree-of-freedom
RMS Root-mean-square
DABRIC Dual-active-bridge resonant immittance con-
verter
DABSRC Dual-active-bridge series resonant converter
RTRN Reconfigurable and tunable resonant network
TRIN Tunable resonant immittance network
TSRN Tunable series resonant network
SCC Switch-Controlled Capacitor
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DFM Dynamic frequency matching
Dp Duty cycle of switches in the primary-bridge
Ds Duty cycle of switches in the secondary-bridge
θ Phase-shift between primary-bridge and
secondary-bridge ac voltages
ψ Control angle of SCC
φ Phase angle of port currents
fs Switching frequency
fs,max Maximum switching frequency
fs,min Minimum switching frequency
XA Capacitive impedance comprisingL1 andC1
XB Inductive impedance comprisingL2 andC2
ωa Angular series-resonance frequency ofL1 and
C1
ωb Angular series-resonance frequency ofL2 and
C2
ωs Angular switching frequency
ωr Angular resonance frequency ofXA andXB
ωr,max Maximum angular resonance frequency ofXA
andXB
ωr,min Minimum angular resonance frequency ofXA
andXB
SNx SwitchesSN1, SN2, and SN3 in branchXA
used for transformation of network
STxA SwitchesST1A, ST2A, andST3A in branchXB
used for tuningC2t
STxB SwitchesST1B, ST2B, andST3B in branchXB
used for tuningC2t
Sj1, Sj2 Complimentary switches in the primary-bridge
where j = A, B, and C is used for phase-
designation
Qj1, Qj2 Complimentary switches in the secondary-
bridge wherej = A, B, and C is used for phase-
designation
C2t Tunable capacitors comprising base capacitors
C2 and switchesSTxA andSTxB
Po,max Maximum output power of 3p-DABRIC
Po,min Minimum output power of 3p-DABRIC
Xmax Maximum impedance ofXA andXB
Xmin Minimum impedance ofXA andXB
n Transformer’s turn ratio
Vin Dc input voltage of the converter
Vo Dc output voltage of the converter
G Voltage rationVo/Vin
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ǫ Ratio ofPo,max to Po,min
σ Ratio of fs,max to fs,min
κ Ratio of maximumC2t to minimumC2t
I. INTRODUCTION
T HREE-phase dual-active-bridge (3p-DAB) converter hasbeen widely researched over the past few decades due
to its superiority over other bidirectional power converter
topologies in terms of modularity, lower component stress,
higher power density, smaller input and output current ripple,
smaller size of filter elements, galvanic isolation and inherent
soft-switching operation [1]. Due to these advantages, 3p-
DAB converter has been successfully applied in many emerg-
ing high-power applications such as solid-state transformers
(SSTs), vehicle-to-grid (V2G) operation, uninterruptible power
supplies (UPS) and dc microgrids.
The conventional 3p-DAB converter comprises of two three-
phase half bridges interfaced by a three-phase high-frequency
isolation transformer. The simplest modulation scheme for3p-
DAB converter is the single phase-shift (SPS) modulation
where two phase-shifted high-frequency ac-voltages are ap-
plied across transformer’s leakage inductances for power flow
control. The power flows from the leading to lagging ac-
voltage with the phase-shift being used as a control variable
to control the output power. However, SPS modulation suffers
from the drawbacks of high circulating current and narrow
zero-voltage switching (ZVS) range which is sensitive to
input-to-output voltage ratio and load conditions. This makes
it extremely challenging to maintain a high-efficiency opera-
tion of an SPS-controlled 3p-DAB converter for applications
where the input-to-output voltage ratio is prone to wide-range
variations.
To overcome the drawbacks of SPS modulation, various
modulation schemes have been proposed for 3p-DAB con-
verter that make use of additional degree-of-freedom (DoF)
for more efficient power flow control at the expense of
increased control complexity. The control variables available
for modulating 3p-DAB converter are the duty cycles (Dp,
Ds) of the complimentary switches in the primary and sec-
ondary bridge, phase-shift (θ) between the primary-bridge and
secondary-bridge ac voltages, and the switching frequency
(fs). Simultaneous control of two control variables gives riseto
a two degree-of-freedom (2-DoF) modulation scheme for 3p-
DAB converter. The most popular 2-DoF modulation scheme
reported for 3p-DAB converter is the duty-cycle plus phase-
shift modulation where the complimentary switches in both
active bridges are modulated simultaneously with the same
duty cycle (i.e.Dp = Ds = D) in conjunction with the
modulation of phase-shiftθ [2]–[5]. The advantages of this
modulation scheme stem from its ability to generate and
control the pulse-width of the zero voltage levels in the phase
voltages (for the duty cycle range 0<D<1/3) that can help to
minimize reactive power flow due to the zero voltage levels
and improve light-load efficiency. However, with reduced load
(i.e. smaller values ofD), the inductor current and energy flow
through the converter becomes increasingly discontinuous.
Moreover, difficulty in the selection of optimal values of
multiple control variables (D, θ) and high circulating current
under heavy-load conditions are some of the drawbacks of
this modulation scheme. Another 2-DoF modulation scheme
was reported in [6], [7] that utilized phase-shift (θ) and
switching frequency (fs) as control variables to achieve a
narrow frequency range for output power modulation and
simplify close-loop implementation. However, the optimal
efficiency performance of this modulation scheme remains
highly sensitive to the input-to-output voltage ratio. To further
enhance control flexibility, 3-DoF modulation schemes were
proposed in [8], [9] that utilized three control variablesDp,
Ds, and θ, whereDp 6= Ds, simultaneously for power flow
control. These 3-DoF modulation schemes were reported to
achieve better performances in terms of reduced conduction
loss and extended ZVS range [10]; however, they produce
asymmetrical voltage waveforms that lead to increased reactiv
current flow. In addition, the extensive computational efforts
involved in the optimization of three control variablesDp, Ds
and θ for different input-to-output voltage ratios render their
implementation challenging.
In conjunction with the design of modulation schemes, an-
other approach that has been widely researched for enhancing
the efficiency of 3p-DAB converter is based on topological
variations. In this context, multi-level 3p-DAB converters have
been widely investigated that offer the advantages of symmet-
ical voltage waveforms containing more voltage levels that
helps to reduce reactive current flow as well as to lower device
stresses. For example, aT -type three-level 3p-DAB converter
was proposed in [11]–[13] that was capable of producing a
three-level (+VDC/2, 0, −VDC/2) symmetrical voltage wave-
form. The ability to control the duration of the zero-voltage
state with this topology favors the minimization of reactive
power flow and extension of ZVS range as compared to
two-level (+VDC/2, −VDC/2) operation of 3p-DAB converter.
However, the issue of circulating current remains unsolved
as the phase-current continues to circulate in the converter
during the zero-voltage state. For reducing the circulating
current, aπ-type four-level 3p-DAB converter was proposed
in [14]. This topology was capable of producing a four-level
(+VDC/2, +VDC/6, −VDC/2, −VDC/6 ) symmetrical voltage
waveform leading to a more flexible output power control
and wide-range zero circulating current. However, increased
complexity and higher component count are some of the
disadvantages of this topology. Another modified topology of
3p-DAB converter was proposed in [15]–[17] that comprises of
three parallel 120o phase-shifted H-bridges at the primary side.
This topology offers the freedom to utilize the internal phase-
shift between the two legs of the same H-bridge to generate
a three-level (+VDC, 0, −VDC) symmetrical ac voltage with
adjustable duty ratio. This topology was also proposed to limit
reactive power flow and reduce conduction loss; however, it
still failed to achieve wide-range ZVS operation. The concept
of a modified auxiliary-resonant commutated pole was applied
to 3p-DAB converter in [18] to achieve wide-range ZVS
operation; however, conduction loss cannot be minimized
using this approach.
In addition to the different modulation schemes and multi-
level topologies, resonant-variants of 3p-DAB converter have
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also been investigated extensively with the objective to en-
hance its efficiency performance. The insertion of different
resonant networks to the high-frequency ac-link of 3p-DAB
converter offers another DoF in achieving additional desirable
characteristics such as dc-bias blocking capability, lower RMS
phase current, extended ZVS range, and unity-power-factor
operation [19]–[26]. For example, the series-capacitor ina 3p-
DAB series resonant converter (3p-DABSRC) helps to remove
the dc-bias in the phase-current [27], [28]. Moreover, the
sinusoidal current in 3p-DABSRC gives rise to lower RMS
value as compared to the piecewise linear current in non-
resonant 3p-DAB converter, thus leading to a lower conduction
loss. However, the conduction loss and ZVS operation of
3p-DABSRC are still sensitive to the input-to-output voltage
ratio. To achieve ZVS operation independent of input-to-output
voltage ratio, a 3p-DAB resonant immittance converter (3p-
DABRIC) was proposed in [21] which enables a precise
control of the phase current phasor and thus, leads to full-
range ZVS operation independently of input-to-output voltage
ratio. However, it suffers from severe circulating currentu der
light-load conditions leading to poor light-load efficiency. A
second mode of operation was proposed for 3p-DABRIC in
[21] to achieve in-phase relationship between the voltagesnd
currents at all ports of the immittance network which leads
to the elimination of reactive power and minimum conduction
loss. However, 33% of the switches undergo hard-switching
in this mode of operation.
From the extensive literature review conducted, it can be
concluded that it is very challenging if not impossible to
achieve full-range ZVS operation and wide-range zero circu-
lating current simultaneously with any one modulation scheme
or topology of 3p-DAB converter. This has motivated us to
propose the idea of a reconfigurable topology and modulation
scheme that can dynamically adapt to varying operating con-
ditions while ensuring that conduction loss and switching loss
are minimized simultaneously over the whole operating range.
To meet this objective, a reconfigurable topology of 3p-DAB
converter is proposed in this paper that utilizes a reconfig-
urable and tunable resonant network for achieving a multiple
DoF control of the 3p-DAB converter with the objective
of maximizing its efficiency under widely varying operating
conditions. The converter is designed such that from 40%
to 100% of the rated output power, it operates as a tunable
3p-DABRIC with its output power controlled by varying the
switching frequency and tuning the resonant frequency of the
immittance network by means of a switch-controlled capacitor
(SCC). This gives rise to a unity-power-factor operation that
eliminates all circulating current and reactive power flow.
Moreover, all switches undergo ZVS independently of the
input-to-output voltage ratio under this operation mode. This
allows boosting the efficiency performance for medium-to-
high output power levels. Below 40% of the rated output
power, the converter transforms to a tunable 3p-DABSRC
with its output power controlled by varying the impedance
of a series resonant network using SCC while keeping the
switching frequency and phase-shift at the optimal values as
determined by the input-to-output voltage ratio. This operation
mode ensures minimum-tank-current operation that minimizes
conduction loss and full-range ZVS operation is achieved
for all switches leading to enhanced efficiency performance
for low-to-medium output power levels. The combination of
both operation modes, therefore, leads to a wide-range high-
efficiency performance of the proposed converter by minimiz-
ing both the switching and conduction losses simultaneously.
The paper is organized as follows. Section II introduces the
proposed three-phase reconfigurable and tunable resonant net-
work. The proposed 3p-DAB topology is discussed in Section
III. The modeling and analysis of the two operating modes of
the proposed 3p-DAB topology, namely, 3p-DABRIC and 3p-
DABSRC, are discussed in Sections IV and V, respectively.
The prototype design and experimental results are discussed
in Section VI. Finally, the concluding remarks are presented
in section VII.
II. PROPOSED THREE-PHASE RECONFIGURABLE
AND TUNABLE RESONANT NETWORK
The proposed three-phase reconfigurable and tunable reso-
nant network (3p-RTRN) is a delta-connected network con-
sisting of two types of impedances labeled asXA andXB as
shown in Fig. 1.XA consists of switchSNx , inductorL1 and,
capacitorC1, whereasXB consists of inductorL2, capacitor
C2 and switchesSTxA, STxB (wherex = 1, 2, and 3).XA is
constrained to operate below the series resonance frequency
ωa of L1 and C1, i.e. ωa > ωs, to constitute an overall
capacitive impedance. On the contrary,XB is constrained to
operate above the series resonance frequencyωb of L2 and
C2, i.e. ωb < ωs, to constitute an overall inductive impedance.
The switchesSNx in XA are used to connect or isolate the
Fig. 1. Proposed reconfigurable and tunable resonant network.
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Fig. 2. (a) Three-phase tunable resonant immittance network; (b) Three-phase
tunable series resonant network; and (c) Three-phase series inductors.
capacitive impedanceXA from the network, thus enabling the
transformation of the network into different configurations. It
should be noted thatXA can be fully isolated using only a
two-quadrant switch as the body diode ofSNx is kept in a
reverse biased stated by the voltage acrossC1 whenSNx are
turned off.
The switchesSTxA and STxB in XB are used to elec-
tronically control the capacitance ofC2, thus enabling the
control of the series impedance and tuning of the resonance
frequencyωb of L2 and C2. Regarding the labeling of the
network terminals shown in Fig. 1, the following conventions
are adopted: terminals 1, 2, and 3 represent the input ports of
the network, whereas terminals 4, 5, and 6 represent the output
ports of the network. Furthermore, subscripts 1j (wherej = A,
B, and C) are used to denote the parameters (e.g., line currents)
at the input ports of the network, whereas the subscripts 2j
(wherej = A, B, and C) are used to denote the parameters
(e.g., line currents) at the output ports of the network.
Depending upon the state of switchesSNx , STxA and
STxB, 3p-RTRN can transform between three different net-
work configurations. The configuration of Fig. 2(a) is obtained
whenSNx are turned on. This action connects the capacitive
impedanceXA to the network and thus transforms the network
to a three-phase tunable resonant immittance network (3p-
TRIN). To simpify the drawing,SNx are not shown in Fig. 2(a)
whereasSTxA, STxB and C2 are represented by a tunable
capacitorC2t. The configuration of Fig. 2(b) is obtained when
SNx are turned off. This action isolatesXA from the network
and thus transforms the network to a three-phase tunable
series resonant network (3p-TSRN). The third configuration
shown in Fig. 2(c) is obtained by turningSNx off and turning
STxA/STxB on. This action isolatesXA from the network and
bypassesC2 in XB. In doing so, the network transforms to a
conventional three-phase series inductor network.
The reconfigurability of the proposed network highlights
the flexibility that it offers to the power control of 3p-DAB
converter. Since 3p-TRIN and 3p-TSRN offer the desirable
characteristics of dc-bias blocking capability, lower RMS
phase current, full-range ZVS, and unity-power-factor oper-
ation, the scope of present work is confined to the tunable
resonant networks. The subsequent sections will discuss in
detail the application of 3p-TRIN and 3p-TSRN in the 3p-
DAB converter for improving its efficiency performance.
III. PROPOSED 3P-DAB CONVERTER WITH
3P-RTRN
The schematic diagram of the proposed converter is shown
in Fig. 3. The proposed converter comprises of two three-
phase half-bridges interfaced by threeY-Y connected high-
frequency isolation transformers and the 3p-RTRN. The com-
plimentary switch pairsSj1/Sj2 andQj1/Qj2 (wherej = A,
B, and C) in the primary and secondary bridge are operated
with a fixed duty-cycle of 0.5 and variable switching frequency
fs, min ≤ fs ≤ fs, max. Moreover, the complimentary switch
pairs in the adjacent phase legs of primary and secondary
bridge are phase-shifted by 120o. (e.g., SA1/SA2 andSB1/SB2
have a phase-shift of 120o). In addition, there exists an external
phase-shiftθ between the complimentary switch pairs of the
corresponding phase legs in the primary and secondary bridge
(e.g., SA1/SA2 andQA1/QA2 are phase-shifted byθ). In this
way, the primary bridge generates three two-level (+Vin/2,
−Vin/2) high-frequency square-wave ac voltagesv′1j (t) (where
j = A, B, and C) having a fixed 120o phase-shift between the
adjacent phase voltages. Similarly, a second set of three-phase
two-level (+Vo/2, −Vo/2) square-wave ac voltagesv2j (t)
(where j = A, B, and C) are generated by the secondary
bridge. Moreover,v′1j (t) and v2j (t) are phase-shifted byθ
with θ defined as positive whenv′1j (t) leadsv2j (t).
For ease of analysis, the primary side voltagesv′1j (t) and
currentsi′1j (t) are reflected to the secondary side (i.e., v1j (t)
andi1j (t)) to obtain an equivalent circuit without transformers.
The three-phase square wave ac voltagesv1j (t) andv2j (t) are
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Fig. 3. Proposed 3p-DAB converter with 3p-RTRN.
subsequently represented by their Fourier series expansions as
given by (1) and (2).
v1j (t) =
2Vin
nπ
∞∑
k=1,3,...
1
k
sin
(
kωst+ f(j)
2π
3
)
(1)
v2j (t) =
2Vo
π
∞∑
k=1,3,...
1
k
sin
(
kωst− kθ + f(j)
2π
3
)
(2)
wheref(j) = (0,+1,−1) whenj = (A, B, C), ωs=2 πfs and
n = Np
Ns
is the transformer’s turns ratio.
It is assumed that higher-order voltage and current har-
monics are attenuated by the resonant network. By applying
fundamental component analysis (FCA), the fundamental com-
ponents ofv1j (t) andv2j (t) can be represented in phasor form
as V1j and V2j respectively. Hence,V1j and V2j can be
written as (3) and (4).
V1j = V1j (0 + f(j)
2π
3
)
=
√
2Vin
nπ
(0 + f(j)
2π
3
) (3)
V2j = V2j −(θ + f(j)
2π
3
)
=
√
2Vo
π
−(θ + f(j)2π
3
) (4)
Depending upon the state of switchesSNx in the 3p-RTRN,
the proposed converter can transform between a tunable 3p-
DABRIC and a tunable 3p-DABSRC. The detailed discussions
on the modeling and analysis for each of the two network
configurations are presented in the following sections.
IV. MODELING AND ANALYSIS OF TUNABLE
3P-DABRIC
A. Power Flow Analysis
Considering the case when the switchesSNx in branchXA
are turned on, the impedancesXA enter into the resonant
network and the converter transforms to a tunable 3p-DABRIC
that can be represented by the equivalent circuit as shown in
Fig. 4. The magnitude of the impedancesXA and XB are
given by (5) whereas the angular series-resonance frequencies
ωa andωb of XA andXB are given by (6).
|XA| = XA =
∣∣∣ωsL1 −
1
ωsC1
∣∣∣
|XB| = XB =
∣∣∣ωsL2 −
1
ωsC2t
∣∣∣ (5)
ωa =
1√
L1C1
ωb =
1√
L2C2t
(6)
Recall thatXA is constrained to operate belowωa (i.e.,
ωa > ωs) to constitute an overall capacitive impedance to the
network. On the contrary,XB is constrained to operate above
ωb (i.e., ωb < ωs) to constitute an overall inductive impedance
Fig. 4. Equivalent circuit of the proposed converter with 3p-TRIN.
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to the network. There exists a specific frequency at which the
impedancesXA andXB are equal in magnitude and opposite
in phase such that they resonate with each other. The resonance
frequency at whichXA = - XB can be found by solving|XA|
= |XB| and the resulting expression is given by (7).
ωr =
√
(C1 + C2t)
C1C2t(L1 + L2)
(7)
When operated atωr (i.e., ωr = ωs), the resonant network
exhibits immittance characteristics, and the line currents I1j
at the input ports become linearly dependent on the phase
voltagesV2j at the output ports. Similarly, the line currents
I2j at the output ports become linearly dependent on the
phase voltagesV1j at the input ports. In other words, source
transformation occurs atωr = ωs and the voltage sourcesV1j
at the input ports are transformed into current sourcesI2j at the
output ports. Under immittance conditions|XA| = |XB| = X ,
the expressions for the line currentsI1j , I2j at input and output
ports can be found by applying nodal analysis at different
nodes of the resonant network and the results are given by
(8) and (9). The detailed derivation of these expressions and
a detailed analysis of the effects of component tolerances on
the immittance network’s characteristics has been presentd
previously in [21] and will not be repeated here due to space
constraint.
I1j = I1j −(θ + f(j)
2π
3
)
=
√
6Vo
πX
−(θ + f(j)2π
3
) (8)
I2j = I2j (0 + f(j)
2π
3
)
=
√
6Vin
nπX
(0 + f(j)
2π
3
) (9)
whereX =
∣∣∣ωrL1 −
1
ωrC1
∣∣∣ =
∣∣∣ωrL2 −
1
ωrC2t
∣∣∣.
By inspecting (3), (4), (8) and (9), it can be seen that there
exists a phase difference equal to the phase-shiftθ between
V1j , I1j and betweenV2j , I2j . By settingθ = 0, in-phase
relationship (i.e., unity power factor operation) can be achieved
betweenV1j , I1j and betweenV2j , I2j at all ports of the
immittance network as depicted in the phasor diagrams of
Fig. 5.
Considering the converter as being lossless, the expression
for the converter’s output powerPo can be derived by finding
the output power expression for a single phase (e.g., phase A)
and multiplying the resulting expression by three, as givenby
equation (10).
Po = 3×ℜ[V1AI∗1A] = 3×ℜ[V2AI∗2A]
Fig. 5. (a) Phasor relationship betweenV1j , I1j and betweenV2j , I2j for
θ = 0; (b) Phasor relationship betweenV1j , I1j and betweenV2j , I2j for
θ 6= 0.
Fig. 6. Three-phase full-bridge structure proposed in [21], [26].
=
3
√
12VinVo
nπ2X
cos(θ) (10)
Inspection of (10) reveals that one of the control variables
available for modulating output power of 3p-DABRIC is the
phase-shiftθ. However, sinceθ is constrained to be zero
for achieving unity power factor operation, it is necessary
to utilize other control variables for controlling the outp
power. The authors have previously proposed an application
of three-phase full-bridge in 3p-DABRIC with which the
internal phase-shiftα between the two legs of the same full-
bridge is used as a control variable for modulating output
power (cf. Fig. 6) [21], [26]. By utilizing an internal phase
shift betweenSj1/Sj2 andSj3/Sj4 in the range 0≤α≤180o,
three-phase three-level (+Vin, 0,−Vin) pulse-width modulated
symmetrical ac voltagesV1j with variable duty ratio can be
generated by this bridge structure. In this way, the converter’s
output power can be controlled by modulating the pulse-
IEEE TRANSACTIONS ON POWER ELECTRONICS 7
Fig. 7. (a) Port currents and port voltages for unity power factor operation; (b) Port currents and port voltages for full-range ZVS operation; and (c) Port
currents and port voltages for proposed DFM modulation.
Fig. 8. (a) Schematic diagram of switch-controlled capacitor (SCC); (b) Tim-
ing diagram of switch-controlled capacitor (SCC).
Fig. 9. Effective SCC capacitanceC2t versus control angleψ.
width of the input port voltagesV1j as a function of the
internal phase shiftα while maintaining a unity power factor
at all ports of the immittance network. Under this control
scheme,V1j , I1j , and similarly forV2j , I2j , are constantly in-
phase with each other (cf. Fig. 7(a)) which leads to minimum
RMS port currents and conduction loss. However, the major
drawback of this control method is that the complimentary
switchesSj3 and Sj4 in the lagging leg of each phase are
hard switched (cf. Fig. 7(a)) leading to increased switching
loss.
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In order to mitigate switching loss and achieve ZVS com-
mutation for all switches, a 2-DoF control scheme has been
proposed previously that utilizes bothα andθ simultaneously
(i.e., α = θ) for controlling output power. By introducing
θ betweenV1j and V2j , V1j leads I1j at the input ports
by θ and V2j lags I2j at the output ports byθ leading to
ZVS turn-on of all the switches (cf. Fig. 5(b) and Fig. 7(b)).
However, the major drawback of this control method is that
high circulating current and reactive power prevails under
light-load conditions (cf. highlighted by the shaded areas
in Fig. 7(b)) which leads to increased conduction loss. It
can be safely inferred that the existing approaches cannot
concurrently minimize conduction loss and switching loss
in 3p-DABRIC, therefore, it is necessary to devise a new
approach that can overcome this restriction for achieving a
wide-range high-efficiency performance.
B. Proposed Modulation Scheme for Tunable 3p-DABRIC
By inspection of (10), it can be observed that the switching
frequencyωs can be used to control the output power of 3p-
DABRIC. However, sinceωr must be tuned to match with
ωs to meet the immittance conditions (i.e., |XA| = |XB| =
X), it is necessary to modulateωr in synchronism withωs. For
modulatingωr, switch-controlled capacitors (SCC) are used to
realize electronically tunable capacitorsC2t in the immittance
network with tunableωr. Thus, by modulatingωs and ωr
concurrently (i.e., dynamic frequency mathcing (DFM)),X
can be varied and the 3p-DABRIC’s output power can be
controlled according to (10). The port voltagesV1j , V2j and
port currentsI1j , I2j under the proposed DFM modulation
are shown in Fig. 7(c)). It can be seen from Fig. 7(c) that
the proposed modulation method enables a control of output
power while achieving unity power factor operation and zero
circulating current. Moreover, as the zero crossings ofi1x and
i2x are always aligned with the rising edges ofv1x andv2x ,
all switches inherently undergo ZVS commutation. Due to the
elimination of circulating current, unity power factor operation
and ZVS commutation of all switches, the proposed DFM
modulation scheme is anticipated to yield a wide-range high
efficiency performance as will be validated by experimental
results in section VI.
To derive the expression for the output power under DFM
modulation and define the controllable range ofPo, X and
ωs, it is necessary to describe the operating principle of SCC.
Recall that the switchesSTxA, STxB, and capacitorC2 in
branchXB constitute the SCC which acts as an electronically
controllable capacitorC2t as shown in Fig. 8(a). The operating
principle of SCC can be explained by referring to the timing
diagram for SCC as shown in Fig. 8(b) whereiC2t is the
sinusoidal current flowing throughC2t, vC2t is the voltage
acrossC2, ψ is the control angle ofSTxA, STxB, andT is the
period of iC2t . The gating signals forSTxA are applied for a
duration ofψT2π at the negative to positive zero-crossing instant
of iC2t , while the gating signals with the same pulse-width
are applied toSTxB at the positive to negative zero-crossing
instant of iC2t . At ωt = π-ψ, the voltagevC2t acrossC2 is
zero andiC2t flows from A to B throughSTxA and the body
diode ofSTxB. At ωt = ψ, STxA is turned off andiC2t flows
from A to B throughC2, thus charging it for a duration of
(π−ψ)T
2π . At the positive to negative transition ofiC2t (i.e., ωt
= π), STxB is turned on,iC2t(t) starts flowing in the opposite
direction from B to A throughC2, thus discharging it to zero.
During the next zero voltage state ofvC2t, iC2t flows from B
to A throughSTxB and the body diode ofSTxA until STxB
is turned off atωt = (π + ψ) followed by the charging ofC2
by the negative flowingiC2t .
It can be inferred from Fig. 8(b) that the control angleψ pro-
vides a means to control the charging/discharging time (i.e.,
(π−ψ)T
2π ) of C2 and consequently determines the magnitude of
the fundamental component ofvC2t for a giveniC2t [29]. By
considering the fundamental component ofvC2t , an expression
for the effective capacitanceC2t can be derived as a function
of control angleψ as given by (11). The derivation of this
expression can be found in [30]. Moreover, it should also be
noted thatSTxA andSTxB turn on and off at zero voltage and
thus incur negligible commutation loss.
C2t(ψ) =
πC2
2π − 2ψ + sin 2ψ (11)
C. Design Considerations for Tunable 3p-DABRIC under
DFM Modulation
Based on (11),C2t can be varied theoretically in the range
C2 ≤ C2t ≤ ∞ corresponding to 90o ≤ ψ ≤ 180o. A plot of
C2t/C2 versusψ is depicted in Fig. 9 where it can be seen that
C2t increases non-linearly with increasingψ and tends to∞
asψ −→ 180o. To have a reasonable range ofC2t with good
controllability, the values ofC2t andψ should be restricted, for
example,C2 ≤ C2t ≤ κC2 and 90o ≤ ψ ≤ 160o respectively
with κ = 56.75 (cf. Fig. 9). It should be noted that the value
of κ is dependent on the maximum value ofψ and can be
obtained from (11). Furthermore, by substituting (11) into(7),
an expression forωr can be obtained as a function of control
angleψ as given by (12).
ωr(ψ) =
√
2πC1 + πC2 − 2C1ψ + C1 sin(2ψ)
πC1C2(L1 + L2)
(12)
By inspection of (12), it can be observed thatωr can be
tuned to match withωs by means of varyingψ in the range of
160o ≥ ψ ≥ 90o to giveωr,min ≤ ωr ≤ ωr,max. An expression
for ωr,min and ωr,max can be obtained by substituting the
extreme values ofψ (i.e., ψ = 160o andψ = 90o respectively)
into (12). The resulting expressions forωr,min andωr,max are
given by (13).
ωr,min =
√
(C1 + κC2)
C1κC2(L1 + L2)
ωr,max =
√
(C1 + C2)
C1C2(L1 + L2)
= σωr,min (13)
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By settingθ = 0o in (10), an expression for the output power
as a function ofψ can be obtained as given by (14).
Po(ψ) =
3
√
12VinVo
nπ2X(ψ)
(14)
whereX(ψ) =
∣∣∣ωrL1 −
1
ωrC1
∣∣∣ =
∣∣∣ωrL2 −
1
ωrC2t
∣∣∣.
By dividing (14) with Vo, the expression for the output
current of 3p-DABRIC can be obtained as given by (15).
Io(ψ) =
3
√
12Vin
nπ2X(ψ)
(15)
The expressions forPo,min andPo,max corresponding toωr,min
andωr,max respectively can be obtained by substituting (13)
into (14). The results are given by (16) and (17).
Po,min =
3
√
12VinVo
nπ2Xmax
(16)
where
Xmax =
∣∣∣ωr,minL1 −
1
ωr,minC1
∣∣∣ =
∣∣∣ωr,minL2 −
1
ωr,minκC2
∣∣∣.
Po,max =
3
√
12VinVo
nπ2Xmin
= ǫPo,min (17)
where
Xmin =
∣∣∣ωr,maxL1 −
1
ωr,maxC1
∣∣∣ =
∣∣∣ωr,maxL2 −
1
ωr,maxC2
∣∣∣.
By inspection of (16) and (17), it can be observed that
there is a certain range of output powerPo (i.e., medium-to-
high output power levels) that can be attained by the proposed
DFM modulation. Moreover,Po is directly proportional to
ωr and to reduce output power,ωr needs to be reduced by
increasingψ. Nevertheless, belowPo,min the output power
cannot be reduced further by DFM modulation asψ reaches
its maximum value. Therefore, belowPo,min corresponding to
ωr,min, it is proposed to reconfigure the converter to a tunable
3p-DABSRC for operation in low power range. The detailed
analysis and the proposed modulation scheme for the tunable
3p-DABSRC is presented in the next section. As the desired
ranges ofPo andωr (cf. (12)−(17)) depend on the selection
of passive component values, the key design equations for
L1, L2, C1, andC2 as a function of the multiplier terms (ǫ,
σ, and κ) can be obtained by simultaneously solving (16)
and (17). The results are given by (18) - (21).
L1 =
Xminσ(ǫ− σ)
ωr,max(σ2 − 1)
(18)
L2 =
Xminσ(κǫ− σ)
ωr,max(κ− σ2)
(19)
C1 =
σ2 − 1
Xminωr,max(σǫ − 1)
(20)
C2 =
κ− σ2
κXminωr,max(κσǫ − 1)
(21)
By inspection of (18)−(21), it can be observed that while
selecting the values of the multiplier terms (i.e., ǫ, σ andκ)
for a givenPo,max and ωr,max, the constraintsǫ > σ, σ >
1, κǫ > 1/σ, andκ > σ2 must be adhered to. Furthermore,
by substituting (18)−(21) into (6), the new expressions forωa
andωb can be obtained in terms ofψ, σ andκ as given by
(22).
ωa =
√
ω2r,max(σǫ − 1)
σ(ǫ − σ)
ωb(ψ) =
√
κω2r,max(σǫ − 1)
Aσ(ǫκ− σ) (22)
whereA =
π
2π − 2ψ + 2 sin(2ψ).
By dividing (22) with (12), the ratios
ωa
ωr(ψ)
and
ωb(ψ)
ωr(ψ)
can
be obtained as given by (23). These ratios are important
design parameters as they determine the voltage stress acros
the passive components in the immittance network and the
shape of the network’s current waveforms. Moreover, these
ratios describe how far the branch impedancesXA andXB
are operating from their series-resonance frequenciesωa and
ωb. A value closer to unity for these ratios implies stronger
resonance, higher voltage stress and more sinusoidal current
waveforms, and vice-versa.
ωa
ωr(ψ)
=
√
Aσ2ω2r,max(σε− 1)(κ− 1)
σω2r,max(σ − ε) (κ+Aσ2 − σ2κ−Aκ)
ωb(ψ)
ωr(ψ)
=
√
Aσ2κω2r,max(σǫ − 1)(κ− 1)
Aσω2r,max(σ − κǫ) (κ+Aσ2 − σ2κ−Aκ)
(23)
By utilizing (18)−(23), the range of controllable output
power, switching frequency, and control angle for the DFM-
modulated 3p-DABRIC can be selected appropriately to have
adequate voltage stress across the SCC, good sinusoidal cur-
rent waveforms and a narrow switching frequency range.
V. MODELING AND ANALYSIS OF TUNABLE
3P-DABSRC
Recall that the proposed DFM modulation scheme should
not be used for modulating output power belowPo,min.
Although the DFM modulation scheme completely eliminates
circulating current and achieves full-range ZVS operation,
its implementation is constrained by the minimum allowable
switching frequency. Therefore, belowPo,min which is asso-
ciated withωr,min, it is proposed to reconfigure the converter
to a tunable 3p-DABSRC and use impedance modulation for
modulating output power while keeping the switching fre-
quency constant. In addition, the phase-shiftθ is kept constant
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as determined by the input-to-output voltage ratio to achieve
full-range ZVS operation and maintain minimum-tank-current
operation simultaneously for minimizing switching loss and
conduction loss respectively [29]. As a result, the proposed
reconfiguration will enable high-efficiency performance for
light-load operation as well.
Fig. 10. Voltage distribution across branchXA.
Fig. 11. Voltage waveforms across capacitorC1 and switchSN1 for 3p-
DABSRC.
Fig. 12. Equivalent circuit of the proposed converter with 3p-TSRN.
A. Power Flow Analysis
For reconfiguration to a tunable 3p-DABSRC, the switches
SNx in branchXA are turned off (cf. Fig. 10). This action
isolates the impedancesXA from the resonant network and
only impedancesXB are active. Referring to Fig. 10, when
SN1 (the same argument applies toSN2 andSN3) is turned off,
the capacitorC1 in XA is charged to the maximum voltage
(Vin
n
+Vo2 ) by the voltage differencev1A−v2C (cf. Fig. 11).
As a result, the voltage seen bySN1, i.e. v1A−v2C−vcap16
will vary between 0 and−2(Vin
n
+Vo2 ) which will always keep
the body diode ofSN1 in a reverse biased state. Therefore,
XA can be fully isolated by using only a two-quadrant
switch. Furthermore, to operate the converter as a tunable 3p-
DABSRC, phase transposition must be applied at the output
ports of the networki.e., V2j are to be phase-shifted by 120◦
so that the voltages at the input and output ports of the network
correspond with each other. The effects of these two operations
(i.e., SNx are turned off and phase transposition is applied at
the output ports), are to transform the converter to a tunable
3p-DABSRC as depicted by the equivalent circuit shown in
Fig. 12. Considering the case where power is transfered from
V1j to V2j (i.e., V1j leadsV2j ), the port currentsI1j can be
obtained by applying Ohm’s law as given by (24). By using (3)
and (24), an expression for the output power of 3p-DABSRC
can be obtained as given by (25). By dividing (25) withVo,
the expression for the output current of 3p-DABSRC can be
obtained as given by (26).
I1j =
V1j −V2j
XB
= I1j −(φ+ f(j)
2π
3
)
I1j =
√
2 Vin
√
1− 2 G cos(θ) +G 2
nπXB
φ = (tan−1(
1−G cos(θ)
G sin(θ)
) (24)
whereG = nVo/Vin.
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Po = 3×ℜ[V1AI∗1A]
=
6VinVo
nπ2XB
sin(θ) (25)
Io =
6Vin
nπ2XB
sin(θ) (26)
By inspection of (24), it can be observed that unlike
3p-DABRIC, the phase angleφ of I1j of 3p-DABSRC is
dependent on the voltage ratioG. For ZVS operation of 3p-
DABSRC, the value ofφ should be in the range 0≤ φ ≤
θ so thatI1j lagsV1j and leadsV2j . This implies that the
instantaneous current should be negative at the turn-on instants
of the primary-side switchesSj1 (and positive forSj2) and
positive at the turn-on instants of the secondary-side switches
Qj1 (and negative forQj2) (cf. Fig. 3) so that the switches
parasitic capacitances are discharged and their body diodes
conduct before the gate signals are applied. Based on (24),
whenG is unity, the value ofφ will be θ/2 and 3p-DABSRC
will achieve ZVS operation independent of output power.
However, deviation ofG from unity causesφ to violate the
constraint 0≤ φ ≤ θ resulting in hard switching and increased
circulating current. Therefore, it is proposed to calculate θ
based on the value ofG such thatφ resides in the range 0≤
φ ≤ θ and modulate output power by varyingXB (cf. 25).
B. Criteria for ZVS and Minimum-Tank-Current Operation
Recall that for ZVS operation of all switches,φ should
reside between 0 andθ i.e., 0 ≤ φ ≤ θ. Therefore, by
evaluatingφ ≥ 0 and φ ≤ θ, the ZVS conditions for the
primary-side and secondary-side switches can be derived in
terms ofG andθ. The results are given by (27) and (28).
θ ≥ cos−1
(
G
)
for G < 1 (27)
θ ≥ cos−1
( 1
G
)
for G > 1 (28)
Thus, θ can be selected as a function ofG according to
(27)−(28) to ensure ZVS operation of the 3p-DABSRC.
To determine the criteria for minimum-tank-current opera-
tion of 3p-DABSRC, the port currentsI1j given by (24) are
divided by the output current given by (26) to obtain a load
independent and normalized expression for port current that is
independent ofXB. The resulting expression is given by (29).
IN1j =
I1j
Io
=
√
2 π
√
1− 2 G cos(θ) +G 2
6 sin(θ)
(29)
By inspection of (29), it can be seen that the normalized
port currentsIN1j are function ofG and θ only. To achieve
minimum-tank-current operation, the minimum value ofIN1j
is found by taking its first derivative (with respect toθ) and
setting it to zero [29]. The results are given by (30).
d
dθ
(IN1j ) = 0 ⇒ θ =



cos−1(G) ∀ G < 1
cos−1
( 1
G
)
∀ G > 1
(30)
The conditions given by (30) (i.e., θ = cos−1(G) for G < 1
andθ = cos−1(1/G) forG > 1) form the criteria for minimum-
tank-current operation of 3p-DABSRC. To determine the pha-
sor relationship betweenV1j , V2j and I1j under minimum-
tank-current operation, the values ofθ as determined by (30)
are substituted in (24) to obtainφ for different values ofG.
The resulting expression is given by (31).
φ =



θ ∀ G < 1 & θ = cos−1
(
G
)
θ
2
∀ G = 1 & θ = θmin
0 ∀ G > 1 & θ = cos−1
( 1
G
)
(31)
According to (31), under minimum-tank-current-operation,
I1j should be in phase withV2j for G < 1 (cf. Fig. 13 (a),
(d)), and in phase withV1j for G > 1 (cf. Fig. 13 (c), (f)).
Thus, it can be concluded that by selectingθ corresponding to
(30) for different values ofG, full-range ZVS and minimum-
tank-current operation can be achieved for 3p-DABSRC to
minimize switching loss and conduction loss simultaneously.
C. Impedance Modulation and Design Considerations for
Tunable 3p-DABSRC
After determiningθ for a givenG, the output power of 3p-
DABSRC can be controlled by modulating impedanceXB as
a function ofψ. By substituting (30) into (25), the expression
for the output power of 3p-DABSRC can be obtained as given
by (32).
Po(ψ) =



=
6VinVo
nπ2XB(ψ)
sin(cos−1
(
G
)
) ∀ G < 1
=
6VinVo
nπ2XB(ψ)
sin(θmin) ∀ G = 1
=
6VinVo
nπ2XB(ψ)
sin(cos−1
( 1
G
)
) ∀ G > 1
(32)
Since the maximum output power for 3p-DABSRC is equal
to the minimum output power for 3p-DABRIC, the minimum
series impedanceXBSRC(min) can be obtained from (16) and
(32). The result is given by (33). By using (16) and (33), the
switching frequency for 3p-DABSRC can be obtained as given
by (34).
XBSRC(min) =
6ǫVoVin sin(θmin)
nπ2Po,max
(33)
ωs =
√
(C2XBSRC(min))
2 + 4L2C2 + C2XBSRC(min)
2L2C2
(34)
Thus, for a tunable 3p-DABSRC, the converter is operated
with a constant switching frequency as given by (34) and the
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Fig. 13. Port currents and voltages of a tunable 3p-DABSRC using impedance modulation scheme for different voltage ratios G (a) G < 1 ; (b) G =
1; (c) G > 1 (d) Phasor relationship betweenV1j , V2j andI1j for G < 1; (e) Phasor relationship betweenV1j , V2j and I1j for G = 1; and (f) Phasor
relationship betweenV1j , V2j andI1j for G > 1.
output power is varied by modulating impedanceXB as a
function ofψ.
Fig. 14. Photo of constructed laboratory prototype of 1.5 kW.
VI. PROTOTYPE DESIGN AND THE
EXPERIMENTAL RESULTS
To validate the effectiveness of the proposed converter and
benchmark its performance, a laboratory prototype shown in
Fig. 14 has been designed and built with the specifications
listed in Table I. A flowchart depicting the detailed design
procedure is shown in Fig. 15. The prototype has been
designed to operate as a tunable 3p-DABRIC from 40% to 100
% of the rated output power with variable switching frequency
TABLE I
DESIGN SPECIFICATIONS OF PROPOSED3P-DAB CONVERTER
Input voltageVin 300 V
Nominal output voltageVo 150 V
Output voltage range 75-225 V
Maximum output powerPo,max 1500 W
Resonant inductorL1 73.9µH
Resonant inductorL2 184.4µH
Resonant capacitorC1 81.5nF
Resonant capacitorC2 73.5nF
Switching frequencyfs (3p-DABRIC) 35−50 kHz
Switching frequencyfs (3p-DABSRC) 46 kHz
Control angle of SCCψ 90o − 160o
Transformer’s Turns ration 2
Core Type ETD-54 Core
Core Material N87 Ferrite
Power gainǫ 2.5
Frequency gainσ 1.4
Capacitance gainκ 56.7
MOSFETs UJC06505K
Controller TMS320F28379D
such that the switching frequency varies from 35 kHz at 40%
to 50 kHz at 100% of the rated output power. The variation
of fs andψ versusPo is plotted in Fig. 16a by using (14).
It can be seen from Fig. 16a thatPo varies from 40% to
100 % of the rated output power asfs varies from 35 kHz
to 50 kHz andψ varies from 160o to 90 o. It is reminded
that under the proposed DFM modulation for 3p-DABRIC,fs
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Fig. 15. Flowchart for design and operation of proposed converter.
and ψ are varied synchronously to maintain the immittance
condition (i.e., ωr = ωs). Below 40 % of the rated output
power (i.e., Po ≤ Po,max/σ), the converter is reconfigured
to a tunable 3p-DABSRC. The output power for the tunable
3p-DABSRC is controlled by impedance modulation method
where the impedance of the seriesLC network is modulated
by varyingψ from 90o to 160 o. Regarding the selection of
the multiplier termsǫ, σ, andκ they are selected to limit the
voltage stress across the SCC and keep a narrow range of
frequency variation. The voltage stress across the SCC for the
selected converter specifications is plotted using (35) andis
shown in Fig. 16b. The derivation of this expression can be
found in [29].
VC2,peak =
√
2IC2
ωC2t
=
√
2(2π − 2ψ + sin 2ψ)IC2
ωπC2
(35)
To characterize the performance of the proposed converter,
the constructed prototype has been extensively tested under
both configurations and its power conversion efficiency has
been measured over a wide range ofG (i.e., 0.5≤G≤1.5).
Moreover, for better benchmarking its efficiency performance,
the port currents and efficiency of the proposed converter has
been compared to conventional 3p-DABRIC operating in UPF
and ZVS modes and 3p-DABSRC under SPS modulation.
A. Experimental Results for Tunable 3p-DABRIC under DFM
Modulation
The prototype was operated as a tunable 3p-DABRIC from
40 % to 100% of the rated output power with the proposed
DFM modulation, under whichfs and ψ were modulated
simultaneously to maintain the immittance condition (i.e.,
ωr = ωs) through-out the entire power range. The corre-
Fig. 16. (a) Variation of s andψ versusPo for 3p-DABRIC; (b) Variation
of V2t versusψ for 3p-DABRIC and 3p-DABSRC.
sponding experimental results are shown in Fig. 17 for three
different power levelsi.e., 100%, 75% and 50% of the rated
output power. By inspection of the experimental waveforms
shown in Fig. 17, it can be observed thatv1j , i1j at the
input ports (cf. Fig. 17 (a), (c) and (e)) andv2j , i2j at the
output ports (cf. Fig. 17 (b), (d) and (f)) maintain an in-phase
relationship for all the three output power levels. Moreover,
it can also be observed that as the immittance condition is
maintained under switching frequency variation, circulating
current and reactive power are completely eliminated. The in-
phase relationship between the current and voltage waveforms
at all ports and the elimination of circulating current have
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Fig. 17. Measured port voltagesv′1j , v2j and currentsi1j , i2j for 3p-DABRIC under DFM at (a)−(b) 100% of the rated output power withfs = 50 kHz,
andψ = 90o; (c)−(d) 75% of the rated output power withfs = 45 kHz, andψ = 104.7o; (e)−(f) 50% of the rated output power withfs = 40 kHz, and
ψ = 123.9o .
led to significantly reduced RMS port currentsi1j , i2j and
conduction loss. Furthermore, judging from the direction of
i1j , i2j during the voltage transitions ofv1j , v2j , it can be
observed that all switches undergo ZVS commutation leading
to mitigation of switching loss. Overall, the elimination of
circulating current and achievement of ZVS operation in all
switches have contributed to the achievement of wide-range
high-efficiency performance.
B. Experimental Results for Tunable 3p-DABSRC Under
Impedance Modulation
Below 40% of the rated output power, the prototype was
operated as a tunable 3p-DABSRC with impedance modula-
tion. Under this modulation method, switching frequencyfs
and phase-shiftθ were kept constant and the output power
was controlled by modulating the impedance of the series
LC resonant network by means of varying the SCC control
angleψ. The corresponding experimental are shown in Fig. 18
corresponding to three different output power levelsi.e., 40
%, 25 %, and 10% of the rated output power. By inspection
of Fig. 18, it can be observed that unlike SPS modulation
where circulating current increases with the increase ofθ, the
proposed modulation method constantly operates the converter
at the minimum tank current for the entire power range as
θ is kept constant at the optimal value as determined from
(30), andψ is used to modulate output power. Moreover, it
can be observed from Fig. 18 thati1j lagsv1j and leadsv2j
leading to the ZVS operation of all switches. The waveforms
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Fig. 18. Measured port voltagesv′1j , v2j and currentsi1j , i2j for 3p-DABSRC under impedance modulation at (a)−(b) 40% of the rated output power with
ψ = 90o ; (c)−(d) 25% of the rated output power withψ = 95.8o; (e)−(f) 10% of the rated output power withψ = 105.7o.
depicting the ZVS operation of the primary-side switchesSA1,
SA2 and secondary-side switchesQA1, QA2 are shown in
Fig. 19(a)−(b) respectively, and the voltage waveforms of
SCC are shown in Fig. 19(c). Hence, it can be concluded
that under this operation mode, attenuation of the circulating
current in conjunction with ZVS operation of all switches have
contributed to the realization of high-efficiency performance
at low-to-medium output power levels.
C. Closed-Loop Voltage-Mode Control Transient Performance
Under Mode Switching
To demonstrate the transient performance of the proposed
converter under fast load transitions and mode switching,
the simulated closed-loop transient response of the proposed
converter with voltage-mode control under step load changes
of 1A→7.5A→1A are shown in Fig. 20. The converter is
designed to operate as a tunable 3p-DABSRC for load current
below 4 A and a tunable 3p-DABRIC for load current above
4A, the load current is sensed continuously and mode transi-
tion occurs seamlessly as the load current exceeds/fall below
the threshold value of 4A. The block diagram representing
the closed-loop voltage-mode control strategy of the proposed
converter is depicted in Fig. 21. The feedback loop comprises
of a mode selection block which selects between two different
proportional-integral (PI) controllers (designed for each opera-
tion mode) on the basis of the load current, and a compensatio
block which contains the two PI controllers that generate the
appropriate control signals for output voltage regulationunder
each operation mode. A hysteresis band is designed in the
mode selection block to reduce sensitivity at the threshold
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Fig. 19. (a) ZVS operation ofSA1, SA2; (b) ZVS operation ofQA1, QA2;
(c) Measured waveforms ofv2Ct(A), v2Ct(B) andv2Ct(C) at ψ = 115.3o.
value of 4 A. Based on the simplified small-signal model of
the proposed converter as shown in Fig. 22, the PI controllers
are designed with a crossover frequency of 500 Hz and a
phase margin of 70o. The expressions for the small-signal
value of the output current̃io mode,avg for 3p-DABRIC and
3p-DABSRC can be obtained by taking the partial derivative
of (14) and (26) with respect tofs andψ, respectively. The
resulting expressions are given by (36) and (37). For tunable
3p-DABRIC, asfs is varied, the corresponding value ofψ
required to maintain the immitance condition is taken from a
look-up-table. The Bode plots of the compensated loop gain
for each operation mode are shown in Fig. 23. It can be
seen from Fig. 20 and Fig. 23 that with suitably designed
PI controllers, the converter’s output voltage is well regulated
during fast load transients and the converter is able to operate
Fig. 20. Closed-loop transient response under step load changes of
1A→7.5A→1A accompanied by mode transitions between 3p-DABSRC and
3p-DABRIC.
Fig. 21. Block diagram of the closed-loop implementation ofthe proposed
converter.
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Fig. 22. Simplified small-signal model of the proposed converter.
Fig. 23. Bode plots of the compensated loop gain for each operation mode.
stably during mode transition.
ĩo 3p−DABRIC,avg =
12
√
3C1Vin
(
4π2C1L1f
2
s + 1
)
nπ (4π2C1L1f2s − 1)2
f̃s (36)
ĩo 3p−DABSRC,avg =
48C2Vinfs sin(θ)
(
cos(ψ)2 − 1
)
n (2π − 4π3C2L2f2s − 2ψ + sin(2ψ))2
ψ̃
(37)
D. Performance Comparison with Conventional 3p-DABRIC
and 3p-DABSRC
To demonstrate the merits of the proposed topology and
modulation schemes, the performance of the proposed con-
verter was evaluated and compared (in terms of RMS port
currents, ZVS range and power conversion efficiency) with
the conventional 3p-DABRIC and 3p-DABSRC with fixed
resonant networks. The conventional 3p-DABRIC with a fixed
immittance network operating with unity power factor and
full-range ZVS modes, and 3p-DABSRC operating with SPS
modulation were included in the comparison. For a more
comprehensive comparison, wide-range variations inG (i.e.,
0.5 ≤G≤1.5) are considered. The simulated RMS port cur-
rents (i.e., IN,rms= (I1j+I2j )/2) of the proposed converter,
conventional 3p-DABRIC and 3p-DABSRC for the selected
converter specifications are plotted in Fig. 24(a)−(c) for
G = 0.5,G = 1 andG = 1.5 respectively. By inspection of
Fig. 24(a)−(c), it can be observed that the proposed converter
offers significantly lower RMS port currents under wide-range
variations inG as compared to the other two topologies. The
lower RMS port currents of the proposed converter is attribued
to the achievement of wide-range zero circulating current
which favorably leads to lower conduction loss. Moreover, as
the proposed converter is capable of achieving full-range ZVS
operation for all switches irrespective of variations inG, the
proposed converter incurs lower switching loss in comparison
to the other two topologies. The ZVS range comparison of the
proposed converter with the other two topologies is presented
in Fig. 25. It can be seen from Fig. 25 that unlike UPF
operation of 3p-DABRIC (cf. Fig. 25(a) where switchesSj3,
Sj4 are hard-switched) and SPS operation of 3p-DABSRC (cf.
Fig. 25(b) where switchesQj1, Qj2 are hard-switched forG
< 1 and switchesSj1, Sj2 are hard-switched forG > 1), the
proposed converter achieves ZVS operation for all the switches
independent of output power level and input-to-output voltage
ratio (cf. Fig. 25(c)).
The measured power conversion efficiency of the proposed
converter, conventional 3p-DABRIC and 3p-DABSRC are
plotted in Figs. 26(a)−(c) for G = 0.5,G = 1 andG = 1.5
respectively. It can be observed from Figs. 26(a)−(c) that due
to reconfiguration flexibility, attenuation of circulatingcurrent
and full-range ZVS operation, the proposed converter offers
a wide-range high-efficiency performance as compared to the
other two topologies. For the conventional 3p-DABSRC, it
achieved a better efficiency performance at low-to-medium
output power levels forG = 1 but suffered from high cir-
culating current and hard-switching underG 6= 1 leading to
a deterioration of efficiency performance. For the conven-
tional 3p-DABRIC operating with unity power factor, 33%
of the switches suffered from hard-switching and high circu-
lating current prevails under light-load condition. The worst
efficiency performance resulted from the conventional 3p-
DABRIC operating with full-range ZVS mode due to excessive
conduction loss caused by the high circulating current needed
to realize the ZVS operation. For the proposed converter,
switching loss is negligible due to full-range ZVS operation of
all switches and the dominant loss mechanism is conduction
loss. The increase in conduction loss with increasing load
leads to a decrease in efficiency. However due to wide-range
zero circulating current, unity power factor operation and
ZVS operation of all switches, the loss in efficiency with
increasing load is quite small and the proposed converter off s
relatively flat (i.e; weak dependence on load) efficiency curves
as compared to the other two topologies.
E. Power Loss Model
The power loss breakdown of the proposed converter for
both operation modes over wide output voltage and power
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Fig. 24. Normalized simulated port currentsIN,rms comparison between the proposed converter and conventional 3p-DABRIC (UPF and ZVS modes) and
3p-DABSRC (SPS modulation) for (a)G = 0.5; (b)G = 1; (c)G = 1.5.
Fig. 25. (a) ZVS range of 3p-DABRIC (UPF mode); (b) ZVS range of SPS controlled 3p-DABSRC; (c) ZVS range of the proposed converter.
Fig. 26. Comparison of measured power conversion efficiencybetween the proposed converter and conventional 3p-DABRIC(UPF and ZVS modes) and
3p-DABSRC (SPS modulation) for (a)G = 0.5; (b)G = 1; (c)G = 1.5.
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Fig. 27. Power loss breakdown of the proposed converter for (a) G = 0.5; (b)G = 1; (c)G = 1.5.
range has been calculated by adopting and extending the power
loss models proposed in [31], [32]. The developed power loss
model (cf. (38)) considers the following losses:
PL = PCond + PSCC + PCore + PSw (38)
1) Conduction Loss:The conduction lossPCond is calcu-
lated using (39) and is contributed by the on-state resistance
RON,p, RON,s of the MOSFETs in the primary and secondary
bridges respectively, AC resistancesRL1, RL2 of the reso-
nant inductorsL1, L2 respectively, and AC resistanceRT
(secondary-reflected) of the HF transformers windings.
Pcond = 6×
((
I1j,rms
n
√
2
)2
RON,p +
(
I2j,rms√
2
)2
RON,s
)
+3×
(
(IL1,rms)
2
RL1 + (IL2,rms)
2
RL2 + (I2j,rms)
2
RT
)
(39)
2) Power Loss in SCC:The power loss in SCC is calcu-
lated using (40) and is contributed by the on-state resistance
RON,SCC of the SCC MOSFETs and the forward voltage drop
Vf of the SCC body diodes [29].
PSCC = 3×
(
(ISCC,rms)
2
RON,SCC + Vf ISCC,rms
)
(40)
3) Core Loss:The total core loss incurred in the resonant
inductorsL1, L2 and HF transformers is calculated by apply-
ing the modified Steinmetz equation as given by (41).
Pcore = 3×
(
KfeAclm
(
∆BβT +∆B
β
L1 +∆B
β
L2
))
(41)
whereKfe, Aclm, andβ are the loss coefficient, volume, and
loss exponent of the magnetic core respectively, while∆BT ,
∆BL1, and∆BL2 are the flux densities of the HF transformer,
resonant inductorL1, and resonant inductorL2, respectively.
4) Switching Loss:The total switching loss is given by (42)
and is caused by the voltage and current overlap during the
switching transitions of MOSFETs.
PSw =
(
6×
∣∣∣∣
i1j(0)
n
∣∣∣∣V
′
1j (trip + trvp + tfip + trvp) fs
)
+(6× |i2j(θ)|V2j (tris + trvs + tfis + trvs) fs)
(42)
where
∣∣∣ i1j(0)n
∣∣∣, |i2j(θ)| are the instantaneous current values at
the turn-on instants of primary and secondary-bridge MOS-
FETs,trip, trvp, tfip, andtrvp are the rise and fall time of the
current and voltage of the primary-bridge MOSFETs while
tris, trvs, tfis, and trvs are the same for secondary-bridge
MOSFETs.
By using (38)-(42), the power loss breakdown of the pro-
posed converter is calculated and shown in Figs. 27(a)−(c) for
G = 0.5,G = 1, andG = 1.5, respectively. Since ZVS operation
is achieved for the entire operating range, the switching loss
PSw of the MOSFETs in the primary and secondary bridges
is negligible and is not shown in Fig. 27. It can be seen
from Fig. 27 that the major source of power loss of the
proposed converter is attributed to conduction loss for the
entire operating range.
Finally, a comprehensive comparison of the proposed 3p-
DAB topology with the existing 3p-DAB topologies is pre-
sented in Table II to conclude the paper.
VII. C ONCLUSION
A flexible and reconfigurable topology of three-phase DAB
converter utilizing a reconfigurable and tunable resonant net-
work has been proposed in this paper. The proposed converter
offers multiple degrees-of-freedom in terms of the availability
of multiple control parameters and topological variationsto
achieve wide-range high efficiency performance. The proposed
converter has been designed to switch between two different
network configurations that are controlled with two different
modulation schemes to optimize its efficiency performance i
both low and medium-to-high power operation. For medium-
to-high output power levels, the converter operates as a tunable
3p-DABRIC with dynamic frequency matching modulation.
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TABLE II
COMPARISON BETWEEN THE PROPOSED TOPOLOGY AND EXISTING TOPOLGIES.
S. No. Ref No. of
Switches
Additional
Resonant
Components
Full-
Range
ZVS
Unity Power
Factor
Operation
Zero
Circulating
Current
Zero
Backflow
Power
Minimum
Tank
Current
1 [11]–[13] 24 0 ✓ X X X X
2 [15], [16] 21 0 ✓ X X X X
3 [19], [20] 12 9 ✓ X X X X
4 [21] 18 12 X ✓ X ✓ X
5 [26] 21 12 ✓ ✓ X ✓ X
6 Proposed
Topology
21 12 ✓ ✓ ✓ ✓ ✓
Under this mode of operation, the converter’s output power is
modulated by synchronously varying the resonance frequency
of the immittance network and the switching frequency by
using an SCC. For low-to-medium output power levels, the
converter operates as a tunable 3p-DABSRC with impedance
modulation. Under this mode of operation, the converter’s
output power is modulated by varying the impedance of
a seriesLC resonant network with the aid of SCC while
keeping the switching frequency and phase-shift constant.
The combination of both operation modes have led to the
realization of wide-range zero circulating current and full-
range ZVS operation of all switches for a wide-range of
output power and input-to-output voltage ratio. The presented
theoretical analysis has been validated by the experimental
results obtained from a 1.5 kW laboratory prototype yielding
wide-range high-efficiency performance.
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